

# 集成电路版图设计技术

## Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn



# Lecture 1: Basic Knowledge of Layout Techniques





Reference Book: Christopher Saint, Judy Saint, IC Mask Design: Essential Layout Techniques,1st, McGraw-Hill Professional, 2004.



Selective Reading: Alan Hastings, The Art of Analog Layout, 2nd, Prentice Hall, 2005.







The layout of an IC defines the geometry of the masks used in fabrication (multi-layer drawing)

- Layout must conform the design rules of the technology used
- The layout of a digital circuit mainly affect speed performances
  - minimize and match delays
  - minimize the chip area
- The layout of an analog circuit may affect speed and precision
  - respect symmetries
  - match components
  - minimize parasitic
  - minimize offset
  - \* avoid interference
  - optimize interconnections
  - make an artistic work



- Layout requires basic knowledge in IC technology
- Layout requires some knowledge in circuit design
- Analog Layout requires patience and style

## Layout is not drawing but planning!

- have in mind what you want to do before starting
- have a complete picture of the design
- have "analog mindsets" and strictly follow them

Analog Integrated Circuit Design Flow









### Analog IC V.S. Digital IC









Finger=3



Total W/L=W/L  $\times$  finger  $\times$  multiplier



## **Semiconductor Process**



CMOS 0.18um 1P4M Technology



#### 1. Grow field oxide

OX.

p-type substrate

| 2. | Etch | oxide | for | p١ | 10SFET |
|----|------|-------|-----|----|--------|
|    |      |       |     |    |        |

OX.

p-type substrate

### 3. Diffuse n-well



| 4. Etch oxide for nMOSFET |        |  |  |  |  |  |  |  |  |  |
|---------------------------|--------|--|--|--|--|--|--|--|--|--|
| OX.                       |        |  |  |  |  |  |  |  |  |  |
| p-type substrate          | n-well |  |  |  |  |  |  |  |  |  |





#### 9. Grow nitride



#### 10. Etch nitride



#### 11. Deposit metal



#### 12. Etch metal





### **Cross Section**





| Definition | Symbol  | Sample  | Note  | Fig. |
|------------|---|---|---|------|
| Width      | W   | Width   | w is used for line width  | 1    |
|            | I   | Length and channel<br>length                                      | I is used for line length and channel<br>length of MOSFET.            |      |
| Size       | S   | A size  | s is used for square hole (e.g. Contact,<br>metal Via)                | 2    |
| spacing    | oing d Spacing of A to A<br>Spacing of A to B |   | distance between two exclusive objects<br>in the same layer           | 3    |
| spacing    |   |   | distance between two exclusive objects<br>in different layers         | 4    |
| enclosure  | m   | Enclosure of A beyond B   | edge to edge distance between two<br>inclusion objects (A encloses B) | 5    |
| extension  | m   | Extension of A beyond B<br>(m1) , Extension of B<br>beyond A (m2) | edge to edge external distance when one object extends beyond another | 6    |
| overlap    | m   | Overlap of A and B  | edge to edge internal space when one<br>object overlaps to another    | 7    |

**Design Rule Terminologies** 



Fig 1











Fig 5

Fig 6

Fig 7





**PEX:** Parasitic Extraction





### Cadence:

IC development software tools package based on UNIX/Linux platform. The mainstream layout design tool used in the industry is the Virtuoso Layout Editor in Cadence software packages.

#### Mentor:

The mainstream layout physical verification tool used in the industry is the Calibre in Mentor software packages.



Type "icfb &" in the terminal of linux OS to start Command Interpreter Window (CIW).

|  | icfb - Log: /diskone/disk/tdicis/logs/CDS.log.7764   |      |   |
|--|--|------|---|
| File Tools Opti  | ions   | Help | 1 |
| COPYRIGHT © 199<br>© 199<br>This Cadence Deproprietary/con<br>as authorized i<br>RESTF<br>Use/reproduction<br>set forth at FA<br>Program:<br>Sub version:<br>Loading PRshare<br>Loading LVS.cxt<br>Loading LayerPr | <pre>92-2009 CADENCE DESIGN SYSTEMS INC. ALL RIGHTS RESERVED.<br/>92-2009 UNIX SYSTEMS Laboratories INC.,<br/>Reproduced with permission.<br/>esign Systems program and online documentation are<br/>infidential information and may be disclosed/used only<br/>in a license agreement controlling such use and disclosure.<br/>AICTED RIGHTS NOTICE (SHORT FORM)<br/>om/disclosure is subject to restriction<br/>AR 1252.227-19 or its equivalent.<br/>@(#)\$CDS: icfb.exe version 5.1.0 03/01/2009 22:25 (cicln04) \$<br/>sub-version 5.10.41.500.6.132 (32-bit addresses)<br/>e.cxt<br/>t<br/>roc.cxt</pre> |      |   |
| mouse L:   | M: R:  |      |   |
| >  |  |      |   |



#### Tools > Library Manager

| Pit     Way     Design Manger   | <b>22</b>   | Library Manager: WorkArea: /diskone/disk/tdicis   | <u> </u>   |
|---|---|---|--|
| Show Categories     Show Files       Ltray     Lega       [SMC A0185600     Lega       Do "th TOD, Sizulation     DITL       (SMC A0185600     DITL <t< th=""><th>File Edit View Design Manager</th><th></th><th><u>H</u>elp</th></t<>   | File Edit View Design Manager   |   | <u>H</u> elp   |
| Library Coll   [JSBE Al195G00 Noth   AD0_with_TD0_simulation DOWS UB   DSM_0_bith_TD0_simulation DOWS UB   DSM0_00 DOWS UB   DI_DEWS TD DO Alabesia   DI_DEWS TD DOWE HOW   | Show Categories Show Files  | $\bigcap$   | $\frown$   |
| JSSE     AD128500     layout       AD0_vith_TD0     AD0_vith_TD0 | Library   | Cell  | - View -   |
| IDC with TDC A DWF DWF Swc Autoscience Swc Autosci                              | josmc_A01886D0  | јиснз   | layout   |
| Ivtao_post NNCH3   Ivtao_post2 NPN2   Ivtao_post3 NPN5   Ivtao_post4 NVDIO   Ivtao_post5 Y  | ADC_with_TDC<br>ADC_with_TDC<br>SMC_A01856D0<br>OSMC_TO<br>OSMC_STD<br>LTCH<br>Library_TID_YX<br>Mdac<br>NTHLTCT_CHAIN<br>PLL<br>TDI_IP8V_STD<br>TDI_Common_Circuits<br>TDI_IO<br>THLTCH_CHAIN<br>TMR<br>Tem2Bin<br>US_8ths<br>ahdLib<br>analogLib<br>basic<br>calibration<br>cdsDefTechLib<br>functional<br>hfj_top2<br>huangfujum<br>jiangzhaorui<br>jzr<br>lijianxtin<br>lijx<br>lvtao_post2<br>lvtao_post2<br>lvtao_post5 | CMTL A   DNWPSUB   ED103   HRPOLYU3   HRPOLYU4   M1_GATE   M2_M1   M3_M2   M4_M3   MST4UM_M4   MS_M4   MS_M4   MS_M2   MMCH   MNCH3   MOS_CAP   MPCH   MTT4UM_MST   MTT_M5   NOH   NOEB3   NOR   NOR_WONV   NMC3   NNCH   NNCH3   NPN10   NVDI0 | ams<br>auCdl<br>auLvs<br>hspiceD<br>ivpcell<br>layout<br>spectre<br>symbol |

- Messages

but was defined in libFile '/diskone/disk/tdicis/cds.lib' for Lib 'xiayu'. Log file is "/diskone/disk/tdicis/logs/libManager.log.7841".



#### Create a new library with the Process Design Kits (PDK).

PDK is a complete set of building blocks that are needed for any full custom integrated circuit design and layout. PDK Supports the whole full custom IC design flow from schematic and layout creations to postlayout simulations.

|   | icfb - Log: /diskone/disk/tdicis/logs/CDS.log.7764   |      |   |
|---|--|------|---|
| File Tools Options  | $\sim$   | Help | 1 |
| New<br>Open<br>Import<br>Export<br>Refresh<br>Make Read Only<br>Close Data<br>Defragment Data | Library DESIGN SYSTEMS INC. ALL RIGHTS RESERVED.<br>STEMS Laboratories INC.,<br>oduced with permission.<br>Systems program and online documentation are<br>htial information and may be disclosed/used only<br>License agreement controlling such use and disclosure.<br>) RIGHTS NOTICE (SHORT FORM)<br>sclosure is subject to restriction<br>52.227-19 or its equivalent.<br>@(#)\$CDS: icfb.exe version 5.1.0 03/01/2009 22:25 (cicln04) \$<br>sub-version 5.10.41.500.6.132 (32-bit addresses)<br>*t |      |   |
| I   |  |      |   |
| mouse L:  | M: R:  |      |   |
| >   |  |      |   |

Instructions of Virtuoso

- 1. Type the name of the new library that you want to create.
- 2. Choose the directory of the library.
- 3. Attach the library to a techfile.

| New Lib  | rary _ 🗆 🗙   |
|--|--|
| OK Cancel Defaults Apply   | Help   |
| Library  | Technology File  |
| Name (example<br>Directory (non-library directories)<br><br>Desktop<br>GSMC_DOC<br>STDB<br>calibre | other physical data in this library, you<br>will need a technology file. If you plan<br>to use only schematic or HDL data, a<br>technology file is not required. |
| digital<br>/diskone/disk/tdicis<br>Design Manager No DM -  | Attach to an existing techfile<br>Bon't need a techfile  |



### Choose the techfile: GSMC\_A018S6D0

| 🗆 Atta   | ile _ 🗆 🗙   |          |       |             |      |
|----------|-------------|----------|-------|-------------|------|
| ок       | Cancel      | Defaults | Apply |             | Help |
| New Des  | ign Library | ,        | exa   | mple        |      |
| Technolo | gy Library  |          |       | IC_A018S6D0 |      |
|          |             |          | US_6  | Bths        |      |
|          |             |          | analo | ogLib       |      |
|          |             |          | basio | 2           |      |
|          |             |          | calib | ration      |      |
|          |             |          | cdsD  | )efTechLib  |      |
|          |             |          | func  | tional      |      |
|          |             |          | rfExa | amples      |      |



#### Create Schematic: File > New > Cell View

| 34  | Library Manager: WorkArea: /diskone/disk/tdicis |              |
|---|---|--------------|
| File Edit View Design Manager   |   | <u>H</u> elp |
| Show Categories 🔄 Show Files  |   |              |
| Library   | Cell  | - View       |
| jexample  | ¥.  | Ĭ            |
| ADC_with_TDC<br>ADC_with_TDC Simulation<br>OSMC_AO136D0<br>OSMC_STD<br>LTCH<br>Library_TID_Yx<br>Mdac<br>NTHLTCH_CHAIN<br>PLL<br>TDI_1P8V_STD<br>TDI_Common_Circuits<br>TDI_1O<br>THLTCH_CHAIN<br>TMR<br>Tem2Bin<br>US_8ths<br>ahdLlib<br>analogLib<br>basic<br>calibration<br>cdsDefTechLib<br>extangle<br>functional<br>hfj_top2<br>huangfujun<br>jiangzhaorui<br>jzr<br>lijianxin<br>lijx<br>lvtao_post2<br>lvtao_post3<br>lvtao_post4<br>// | Create New File                                 |              |
| Messages  |   | П            |
| but was defined in libFile '/diskone/disk/tdicis/co<br>Log file is "/diskone/disk/tdicis/logs/libManager.log.7969"<br>  | ds.lib' for Lib 'xiayu'.<br>".                  |              |



#### **Schematic Editor**

|                |            |         |          |       |       |         | Virtuos   | o® Sch  | emati   | c Editii | ng: ex  | ample | mytes | t sche | matic |       |         |   |  |              |
|----------------|------------|---------|----------|-------|-------|---------|-----------|---------|---------|----------|---------|-------|-------|--------|-------|-------|---------|---|--|--------------|
| Cn             | id: Instan | ce      | Sel: 0   |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  | 2            |
| Tools          | : Design   | Window  | Edit Add | Check | Sheet | Options | s Migrate | Calibre |         |          |         |       |       |        |       |       |         |   |  | Help         |
| $\mathbf{P}$   |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| ٠              |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| €²             |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| Q <sup>2</sup> |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| 120            | · · ·      |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| Ĭ              | · ·        |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  | · · · · ·    |
| $\cap$         |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| <b>`</b>       |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| <b>،</b> ۲     |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| abc            |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                | · · ·      |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                | · · ·      |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
| G              |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  | <br><u>.</u> |
|                | · · ·      |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                |            |         |          |       |       |         |           |         |         |          |         |       |       |        |       |       |         |   |  |              |
|                | mouse T    | molisel | ddPt ()  |       |       |         |           | <br>м.  | schHil  | MousePo  | nlla () |       |       |        |       | R · F | otate O | 1 |  | <br>         |
|                | mouse h    |         |          |       |       |         |           |         | Joiniti |          | PPPV    |       |       |        |       | r     |         |   |  |              |



#### Create Layout: File > New > Cell View

| 84   | Library Manager: WorkArea: /diskone/disk/tdicis |              |
|--|---|--------------|
| <u>File Edit View Design Manager</u>   |   | <u>H</u> elp |
| Show Categories 🔄 Show Files   |   |              |
| Library  | Cell  | View         |
| jexample   | inytest   | ¥            |
| ADC_with_TDC<br>ADC_with_TDC_Simulation<br>GSMC_A01855D0<br>GSMC_STD<br>LTCH<br>Library_TID_Yx<br>Mdac<br>NTHLTCH_CHAIN<br>PLL<br>TDI_IP8V_STD<br>TDI_Common_Circuits<br>TDI_IO<br>THLTCH_CHAIN<br>TMR<br>Tem2Bin<br>US_8ths<br>ahdlLib<br>analogLib<br>basic<br>calibration<br>cdsDefTechLib<br>example<br>functional<br>hfj_top2<br>huangfujun<br>jiangzhaorui<br>jzr<br>lijianxin<br>lijx<br>lvtao_post3<br>lvtao_post4 | mytest  | schematic    |
| Messages   | ds lib' for Lib 'xiawu'                         |              |
| Log file is "/diskone/disk/tdicis/logs/libManager.log.7969   | "   |              |
|  |   |              |



# Instructions of Virtuoso

#### Virtuoso Layout Editor

|              | LSW      |       |           | Virtuoso® Layout Editing: example mytest layout |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
|--------------|----------|-------|-----------|---|---------|----------|----------|--------|-------|----------|----------|----------|---------|--|------------|------|--------|---------|--------|---|------|
| Sort         | Edit     | Help  | X: 1      | X: 14.065 Y: 6.750                              |         | (F)      | ) Select | : 0    | DRI   | D: OFF   | dX: dY:  |          |         |  | Dist: Cmd: |      |        | 4:      |        | 3 |      |
| L1           | 59       | drw   | Tools     | Design  | Window  | v Create | e Edit   | Verify | Conne | ectivity | Options  | Routing  | Calibre |  |            |      |        |         |        |   | Help |
| GS           | MC_A01   | 8S6D0 | (da)      |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| S            | how Obj  | ects  |           | · ·   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| 🔳 Inst       | 📕 Pin    |       | A         |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| AV           | NV A     | NS NS |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| Ĭ            |          |       | Q         | • •   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| L15          | 59       | drw 🛆 |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| GAT          | TE_DUM   | drw   | 2         |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| SDL          |          | drw   |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| Pix          | telBlock | drw   |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| TRO          | H        | drw   |           | · ·   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| SEN SEN      | 1        | drw   | *         |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| CPI          |          | drw   |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| CPI          | A        | drw   | - 14      |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| APT          | :<br>    | drw   | ) I       |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| SEN SEN      | 12       | drw   | $\square$ |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| SS VIN       | 10       | drw   | ă i       |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| NW           |          | drw   | 題         |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| PW<br>BB DWD |          | drw   | 1117      | · ·   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
|              |          | durw  | Re        |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| USA NET      | ,<br>די  | drw   |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| ACT          | 1        | drw   | 1, 1      |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| TGO          | )        | drw   | 5         |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| GAT          | Έ        | drw   | <u> </u>  | · ·   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| III NPL      | JUS      | drw   | [abcd]    |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| PPL          | JUS      | drw   |           |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| Ê, ESI       | )        | drw   | ΙЦ        |   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |
| SAE          | }        | drw   | 12        | mouse L   | : mouse | eSingleS | electE   | ?t     |       | M        | : leHiMo | usePopUp | ))      |  |            | R: s | chHiCh | eckAnds | Save() |   |      |
| <b>ﷺ</b> СТ  |          | drw   |           | >   |         |          |          |        |       |          |          |          |         |  |            |      |        |         |        |   |      |



## Instructions of Virtuoso



Layer Selection Window (LSW)

Set drawing layer

Set layer visible

Set layer selectable

Set valid layer

...



#### Start Calibre DRC, LVS... from here.





# Instructions of Calibre

|                                | Calibre Interactive - nmDRC v2013.2_35.25 : xy_d                               | rc – 🗆 X  |                                    |
|--------------------------------|--|---|------------------------------------|
| <u>File</u> <u>T</u> ranscript | Setup  | Helb  |                                    |
| Rules                          | DRC Rules File   | d   |                                    |
| Inputs                         | /diskone/disk/tdicis/GSMC018_CIS/GSMC018/CALIBRE/drc/GSMC_A018S6D0_DRC_Cal.cmd | View Load   |                                    |
| <u>O</u> utputs                |  |   |                                    |
| DRC Options                    | Check Selection Recipe: Checks selected in the rules file                      | <u> </u>  |                                    |
| Run <u>C</u> ontrol            | DRC Run Directory  |   |                                    |
| Tr <u>a</u> nscript            | /diskone/disk//dicis/calibre/liix/DBC  |   |                                    |
| Bun DBC                        |  |   |                                    |
|                                | ± Layer Derivations  |   |                                    |
| Start R⊻E                      |  |   |                                    |
|                                |  |   |                                    |
|                                |  | Calibre - RVE v   | 2013.2_35.25 : INVHD1X.drc.results |
|                                |  | <u>File View Highlight Tools Window Setup</u>   | Hgip                               |
|                                |  | 🔚 📁 🖋 🔍 🕻 🤹 🗍 🐺 🕼 🔆 💠 📗 Search 🔭  | 4)                                 |
|                                |  | 🖉 🎽 🍸 Show Unresolved 🌐 INVHD1X, 2 Results (in 2 of 430 Check                                     | ks)                                |
|                                |  | Check / Cell  |                                    |
|                                |  | E X Check DENSITY.G   |                                    |
|                                |  | Check DENSITY.M   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   | ×                                  |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  | ~   |                                    |
|                                |  |   | ž                                  |
|                                |  | Rule File Pathname: /diskone/disk/tdicis/calibre/lijx/DRC/<br>Minimum poly pattern density is 14% | /_GSMC_A018S6D0_DRC_Cal.cmd_       |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  |   |                                    |
|                                |  | Check DENSITY.GATE  |                                    |



# Instructions of Calibre

| Calibre Interactive - nmLVS v2013.2_35.25 : lijx_lvs |                                    |                                 |                                |  |   |                              |                      |                  |           |       |               |
|--|------------------------------------|---------------------------------|--------------------------------|--|---|------------------------------|----------------------|------------------|-----------|-------|---------------|
| <u>File</u> <u>T</u> ranscript                       | <u>S</u> etup                      |                                 |                                |  |   |                              | Help                 |                  |           |       |               |
| <u>R</u> ules  | Run:                               | ♦ Hierarchical 🔶 Flat           | 🔶 Calibre CB                   |  |   |                              |                      |                  |           |       |               |
| Inputs   | Step:                              | ♦ Layout vs Netlist 🗠 Netlist v | s Netlist 🗠 Netlist Extraction |  |   |                              |                      |                  |           |       |               |
| Outputs  | Layout                             | Netlist H-Cells Signatures Wa   | aivers                         |  |   |                              |                      |                  |           |       |               |
| LVS Options  | File                               | INVHD1X calibre db              |                                |  |   |                              |                      | I \              |           |       |               |
| Transcrint   |                                    | ITTTDTACabreab                  |                                |  |   |                              |                      |                  | V J       |       |               |
|  | Format:                            | GDSII 🛁                         |                                |  |   | Export from layout           | viewer               |                  |           |       |               |
| Run <u>L</u> VS                                      | Top Cell:                          | INVHD1X                         |                                |  |   |                              |                      |                  |           |       |               |
| Start R <u>V</u> E                                   | Library: TDI 198V STD View: layout |                                 |                                |  |   |                              |                      |                  |           |       |               |
| JI   | Lougut bi                          | Indiate INVIDIV on              |                                |  |   |                              | Ninu I               |                  |           |       |               |
|  | Layout N                           | ieusc inventrasp                |                                |  |   |                              | VIEW                 |                  |           |       |               |
|  |                                    |                                 |                                |  |   | Calibre -                    | RVE v2013.2_35.2     | 5 : svdb INVHD1X |           |       | _ 0 X         |
|  |                                    |                                 |                                |  | <u>F</u> ile ⊻iew <u>H</u> ighlight <u>T</u> ools | <u>W</u> indow <u>S</u> etup |                      |                  |           |       | H <u>e</u> lp |
|  |                                    |                                 |                                |  | 🛛 🎽 🖉 🖓 👘   | 📡 🕵 🎽 Search                 | ▼ 《 》                |                  |           |       |               |
|  |                                    |                                 |                                |  | 🕂 Navigator 🕜 Info 🗗 🛪                            | 😃 Comparison Results 🗙       |                      |                  |           |       |               |
|  |                                    |                                 |                                |  | Results   | Layout Cell / Type           | Source Cell          | Nets             | Instances | Ports |               |
|  |                                    |                                 |                                |  | *Extraction Results                               |                              | INVEDTA              | 4L,43            | 12,13     | 4L,43 |               |
|  |                                    |                                 |                                |  | Reports   |                              |                      |                  |           |       |               |
|  |                                    |                                 |                                |  | E Extraction Report                               |                              |                      |                  |           |       |               |
|  |                                    |                                 |                                |  | Rules   |                              |                      |                  |           |       |               |
|  |                                    |                                 |                                |  | Rules File  |                              |                      |                  |           |       | M             |
|  |                                    |                                 |                                |  | 1 Info  | Cell INVHD1X Summary (Clean) |                      |                  |           |       |               |
|  |                                    |                                 |                                |  | A Finder  | CELL COMP                    | ARISON RESULTS ( TOP | PLEVEL )         |           |       |               |
|  |                                    |                                 |                                |  | Setup   | #                            | *****                | #####            |           |       |               |
|  |                                    |                                 |                                |  | Options   | ##                           | #<br># CORRECT       | # * *<br># \     |           |       |               |
|  |                                    |                                 |                                |  |   | ##                           | ******               | ****             |           |       |               |
|  |                                    |                                 |                                |  |   |                              |                      |                  |           |       |               |
|  |                                    |                                 |                                |  |   | SOURCE CELL NAME: IN         | WHD1X<br>WHD1X       |                  |           |       |               |
|  |                                    |                                 |                                |  |   |                              |                      |                  |           |       |               |
|  |                                    |                                 |                                |  |   | INITIAL NUMBERS OF OBJECTS   |                      |                  |           |       |               |
|  |                                    |                                 |                                |  |   | Layout So                    | ource Compone        | ent Type         |           |       |               |
|  |                                    |                                 |                                |  |   | Ports: 4                     | 4                    |                  |           |       |               |
|  |                                    |                                 |                                |  |   | Instances: 1                 | 4<br>1 MN (4 v       | oins)            |           |       |               |
|  |                                    |                                 |                                |  |   | i                            | 1 MP (4 p            | pins)            |           |       |               |
|  |                                    |                                 |                                |  |   | Total Toot. 0                | 0                    |                  |           |       | M             |



# Instructions of Calibre

|                                 | Calibre Interactive - PEX v2013.2_35.25 : xy_pex           |  |  |  |  |  |
|---------------------------------|--|--|--|--|--|--|
| <u>F</u> ile <u>T</u> ranscript | Setup  | Help   |  |  |  |  |
| Rules                           | Extraction Mode: xRC Accuracy 200                          |  |  |  |  |  |
| Inputs                          | Extraction Type: Transistor Level R + C + CC No Inductance |  |  |  |  |  |
| Run <u>C</u> ontrol             |  |  |  |  |  |  |
| Tr <u>a</u> nscript             | Netist Nets Reports SVDB                                   |  |  |  |  |  |
| Run <u>P</u> EX                 | Format: ELDO Use Names From: SCHEMATIC                     |  |  |  |  |  |
| Start RVE                       | File: INVHD1X.pex.netlist                                  | View   |  |  |  |  |
|                                 | View netlist after PEX finishes                            |  |  |  |  |  |
|                                 |  |  |  |  |  |  |
|                                 |  | PEX Netlist File - INVHD1X.pex.netlist   |  |  |  |  |
|                                 |  | <u>File E</u> dit <u>O</u> ptions <u>W</u> indows  |  |  |  |  |
|                                 |  | <pre>* File: INVHD1X.pex.netlist<br/>* Created: Wed May 6 15:19:11 2015<br/>* Program "Calibre xRC"<br/>* Version "v2013.2_35.25"<br/>*<br/>.include "INVHD1X.pex.netlist.pex"<br/>.subckt INVHD1X A vss18 vdd18 Z<br/>*<br/>* Z Z<br/>* VDD18 VDD18<br/>* VSS18 VSS18<br/>* A A<br/>XMMMO N Z MMMO d N A MNMO g N vss18 MNMO s vss18 NCH L=1.8e-07 W=7.7e-07<br/>+ AD=3.696e-13 As=5.6775e-13 PD=2.5e-06 PS=4.12e-06<br/>XMPMO N Z MMO d N A MPMO g N vdd18 MPMO s vds18 PCH L=1.8e-07 W=1.2e-06<br/>+ AD=5.76e-13 As=7.6055e-13 PD=3.36e-06 PS=5.12e-06<br/>*<br/>.include "INVHD1X.pex.netlist.INVHD1X.pxi"<br/>*<br/>.ends<br/>*<br/>*</pre> |  |  |  |  |
|                                 |  | Edit Row 1 Col 1   |  |  |  |  |



- 1. Get familiar with the Virtuoso design environment.
- 2. Create a library.
- 3. Create a schematic cellview.
- 4. Create a layout cellview.
- 5. Get familiar with the Calibre verification environment, and run DRV, LVS and PEX with the example library "caliber\_experiment".



# 集成电路版图设计技术

## Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn


# Lecture 2: Basic Drawing Layers and Failure Mechanisms



The Metal layers are used to connect circuit elements (transistors, capacitors, resistors...), and the metal is either aluminium or copper in a CMOS process.

There are parasitic capacitance and resistance in metal layers. The distributed resistance and capacitance introduce a dispersion of the signal.



 $R_U, C_U$  resistance and capacitance per unit length



The parasitic resistance between A and B is:  $R = \frac{\rho}{t} \frac{L}{W}$ 

It can be transformed to: 
$$R = R_{square} \frac{L}{W} \rightarrow R_{square} = \frac{\rho}{t}$$

 $R_{square}$  is the metal sheet resistance, which is used to calculate a parasitic resistance.





If the metal1 sheet resistance is  $0.1\Omega$ /square, estimate the resistance of a piece of metal1 1mm long and 200nm wide.

1: The line consists of 1000/0.2=5000 squares of metal1.

2: To calculate the resistance of the metal line:

$$R = \frac{0.1\Omega}{square} 5000 = 500\Omega$$



Typical parasitic capacitances in a CMOS process. 1aF=10<sup>-18</sup>F

|                      | Plate Cap. aF/µm <sup>2</sup> |     |     | Fringe Cap. aF/µm |     |     |
|----------------------|-------------------------------|-----|-----|-------------------|-----|-----|
|                      | min                           | typ | max | min               | typ | max |
| Polyl to subs. (FOX) | 53                            | 58  | 63  | 85                | 88  | 92  |
| Metal1 to poly1      | 35                            | 38  | 43  | 84                | 88  | 93  |
| Metal1 to substrate  | 21                            | 23  | 26  | 75                | 79  | 82  |
| Metal1 to diffusion  | 35                            | 38  | 43  | 84                | 88  | 93  |
| Metal2 to poly1      | 16                            | 18  | 20  | 83                | 87  | 91  |
| Metal2 to substrate  | 13                            | 14  | 15  | 78                | 81  | 85  |
| Metal2 to diffusion  | 16                            | 18  | 20  | 83                | 87  | 91  |
| Metal2 to metal1     | 31                            | 35  | 38  | 95                | 100 | 104 |



Capacitance is everywhere. Everything is talking to everything else, through some kind of a capacitance.





If the unit plate and fringe parasitic capacitance of a metal1 with thickness of 1um are 23aF/um2 and 79af/um respectively, estimate the capacitance of a piece of metal1 1mm long and 200nm wide and the delay through this metal line

- 1: C<sub>total</sub>=(1000\*0.2)\*23aF+(1000\*1\*2)\*79aF=162fF
- 2:  $R_{total}$ =500 $\Omega$
- 3: Td= $0.5R_{total}$ \*C<sub>total</sub>=40.5ps



The via layers are used to connect adjacent metal layers.



Note that if we were to use more than two layers of metal, then via2 would connect metal2 to metal3, via3 would connect metal3 to metal4, etc.



The box is drawn on the active layer and indicates where to open a hole in the field oxide(FOX). These openings are called active areas. The MOSFETs are fabricated in the bulk in these active openings.





The poly layer is used for MOSFET formation. Draw poly over active produce a MOSFET layout. Note that the gate of the MOSFET is formed with the polysilicon.



The poly layer can also be used, like metal1, as a wire. The main limitation when using the poly layer for interconnection is its sheet resistance, which can be on the order of  $200\Omega$ /square, so it is only suitable for short interconnection.



### Basic Drawing Layers in GSMC\_A018S6D0

| Abbreviation    | Description   |  |  |  |  |
|-----------------|---|--|--|--|--|
| Baseline Layers |   |  |  |  |  |
| \star ACT       | Active region   |  |  |  |  |
| 🔶 NW            | N-well implant region   |  |  |  |  |
| NWDMY           | Dummy layer to define the NW resistor region                                |  |  |  |  |
| ★ TGO           | Thick GATE Oxide region for 3.3V device                                     |  |  |  |  |
| GATE            | Poly GATE region  |  |  |  |  |
| <b>T</b> PPLUS  | P+ S/D implant region   |  |  |  |  |
| RNDMY           | Dummy layer to define the N-type poly resistor with medium sheet resistance |  |  |  |  |
| NPLUS           | N+ S/D implant region   |  |  |  |  |
| RPDMY           | Dummy layer to define the P-type poly resistor with medium sheet resistance |  |  |  |  |
| SAB             | Salicide Block region for ESD device and poly resistor & diffusion resistor |  |  |  |  |
| ★ СТ            | Contact   |  |  |  |  |
| 🗙 M1            | Metal 1   |  |  |  |  |
| <b>MV1</b>      | Metal Via 1   |  |  |  |  |
| M2              | Metal 2   |  |  |  |  |
| MV2             | Metal Via 2   |  |  |  |  |
| 🗙 M3            | Metal 3   |  |  |  |  |
| MV3             | Metal Via 3   |  |  |  |  |
| 🗙 M4            | Metal 4   |  |  |  |  |
| MV4             | Metal Via 4   |  |  |  |  |
| M5              | Metal 5   |  |  |  |  |
| MV5             | Metal Via 5   |  |  |  |  |
| MT              | Metal Top or Metal 6  |  |  |  |  |
| PA              | Passivation opening region  |  |  |  |  |



- Electrical stress can break the gate oxide. Assuming  $4 \times 10^6$  V/cm dielectric strength, the maximum voltage across a 40 nm oxide is 16 V.
- During dry etching an ionized plasma charges conductors proportionally to their area. For large areas the resulting voltage can be disruptive (antenna effect)



The large metal1 area is etched when the gate is not connected.





Use PN junction reverse-biased to discharge!



Current in the high resistive substrate lead to significant drop voltages, so we need to bias solidly the substrate.







Failure Mechanisms: Electro-migration

- Electron flowing through the metal collide with atoms of the lattice. When the current density exceeds a threshold metal atoms begin to move.
- The displacement of atoms can produce a local thinning of the metal or gaps and, eventually, cause an open circuit.
- A fraction of percent of copper added to the aluminum improves the electro-migration resistance.
- ★ Large current requires thick or wide metal lines.



Typical current density limit in used layers:

| Element  | Max Density | Unit   |  |
|----------|-------------|--------|--|
| Poly     | 0.5         | mA/um  |  |
| Metal1 1 |             | mA/um  |  |
| Metal2   | 1.5         | mA/um  |  |
| Contact  | 1           | mA/cnt |  |
| Via 1.5  |             | mA/via |  |

Failure Mechanisms: metal stress

Without metal stress relief design, wide metal layers would crack due to the stress caused by different thermal expansion and contraction coefficients.





To control the process and improve uniformity there are design rules for density of poly, active and metal.

Need to make sure the block doesn't change if Auto fill tools are turned on.



If you want to know the capacitance, put it the metal there yourself, don't let the tools fill it!



- 1. Continue the experiment in the last lecture.
- 2. Get familiar with the GSMC\_A018S6D0 technology.



## 集成电路版图设计技术

### Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn



# Lecture 3: Basic Circuit Elements (MOSFET, Capacitor, Transistor)



- A CMOS transistor is the crossing of two rectangles, polysilicon and active area.
- but, we need the drain and source connections and we need to bias the substrate or the well.





Ensure good connections.





Analog transistors often have a large W/L ratio.



Capacitance diffusion substrate.

$$C_{SB} = C_{DB} = (W + 2l_{diff})(L_D + 2l_{diff})$$

Resistance of the poly gate.

$$R_{gate} = L_{gate} R_{sq, poly}$$















NCH3 ACT NPLUS TGO GATE, M1,CT





PCH3 NW TGO NPLUS ACT GATE, M1,CT



Capacitors in IC are parallel plate capacitors.



| Material                              | Rel. Permittivity | Diel. Strength |
|---------------------------------------|-------------------|----------------|
| SiO <sub>2</sub> Dry Oxide            | 3.9               | 11 V/nm        |
| SiO <sub>2</sub> Plasma               | 4.9               | 3-6 V/nm       |
| Si <sub>3</sub> N <sub>4</sub> LPCVD  | 6-7               | 10 V/nm        |
| Si <sub>3</sub> N <sub>4</sub> Plasma | 6-9               | 5 V/nm         |



Types of integrated capacitors.





#### Factor affecting accuracy



- · Bias condition
- Bias history (for CVD)
- Stress
- Temperature

 $\begin{pmatrix} \Delta t_{ox} \\ t_{ox} \end{pmatrix} \quad \cdot \text{ Grow rate} \\ \cdot \text{ Poly grain size}$ 

 $\left(\frac{\Delta L}{L}\right); \left(\frac{\Delta W}{W}\right) \quad \text{• Etching} \\ \text{• Alignment}$ 





MIM\_CAP M3 MCT MV3 M4 DUM\_MCT


















1. Draw a NCH3 and a PCH3 MOSFET.

Total W/L=10um/0.5um, finger=5

- 2. Draw a RNPOLYU3 resistor. W/L=20um/2um
- 3. Draw a MIM\_CAP capacitor. W/L=15um/15um
- 4. Complete the DRC and LVS verification of the above devices.



# 集成电路版图设计技术

#### Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn



Lecture 4: Matching





#### Biasing

- PVT sensitivity
- Operating headroom
- Quiescent Control
- Safe Operating Area





#### Offset

- Input pairs
- Common Mode
- Range
- CMRR
- PSRR

### Precision

- Converter resolution
- INL
- DNL
- SFDR





Can have a huge effect – up to 20% gm

Can be extracted so

i) don't leave it to the end of the design/layout cycle to check

ii) Make it part of the design flow, i.e. should check layout meets design

Non-ideal factors: STI stress



Yes/No - this study shows 4um of dummy transistors are needed to minimize the effects of STI.





Transistors close to the well edge will exhibit a difference in Vt and Id compared to devices located far away from well edge.

# Non-ideal factors: Poly proximity effects





Poly Near transistors can

- Induce strain
- Influence etch uniformity
- Alter lithography





Hydrogen released at final process anneal can be blocked by the metal.

Metal over transistor can

- Prevent annealing
- Introduce stress

Non-ideal factors: Asymmetry

An MOS transistor is not a symmetrical device. To avoid channeling of implanted ions the wafer is tilted by about 7 $^{\circ}$ .





Shadowed region

Source and drain are not equivalent



The effect of thermal or process linear gradients may be present in an integrated circuit, which can change the electrical characteristics of a device.









the current flowing in the same direction

Use of multiple fingers



## **Interdigitated Devices**

- Two matched transistors with one node in common
- spilt them in an equal part of fingers (for example 4)
- interdigitate the 8 elements: AABBAABB or ABBAABBA











- Gradients in features are .
- metal and poly interconnections are more complex

Common Centroid Arrays





Cross coupling

Tiling (more sensitive to high-order gradients)



# **Common Centroid Patterns**

| ABBA<br>BAAB     | ABBAABBA<br>BAABBAAB   | ABBAABBA<br>BAABBAAB<br>ABBAABBA    | ABBAABBA<br>BAABBAAB<br>BAABBAAB<br>ABBAABBA     |
|------------------|------------------------|-------------------------------------|--|
| ABA<br>BAB       | ABAABA<br>BABBAB       | ABAABA<br>BABBAB<br>ABAABA          | ABAABAABA<br>BABBABBAB<br>BABBABBAB<br>ABAABAABA |
| АВССВА<br>СВААВС | ABCCBAABC<br>CBAABCCBA | ABCCBAABC<br>CBAABCCBA<br>ABCCBAABC | ABCCBAABC<br>CBAABCCBA<br>CBAABCCBA<br>ABCCBAABC |
| AAB<br>BAA       | AABBAA<br>BAAAAB       | AABBAA<br>BAAAAB<br>AABBAA          | AABBAA<br>BAAAAB<br>BAAAAB<br>AABBAA             |



Ending elements have different boundary conditions
than the inner elements -> use dummy



S

- Dummies are shorted transistors
- **\*** Remember their parasitic contribution!

Matched interconnections

- Specific resistance of metal lines
- Specific resistance of poly
- Resistance of metal-contact
- Resistance of via
- Minimize the interconnection impedance
- Achieve the same impedance in differential paths













## Symmetry for a Folded Cascode Amplifier















Common Centroid input pair ...



## Symmetry at Transistor Final Layout











"Pseudo" differential Mirrored Layout + Good parasitics - Poor gradient matching









Rules for Capacitor Matching

- Use identical geometries
- Use large unity capacitance (minimize fringing)
- Use common centroid arrangement
- Use dummy capacitors
- Use shielding
- Account for the connections' contribution
- Don't run connections over capacitor
- Place capacitor in low stress areas
- Place capacitors far from power devices

Rules for Resistor Matching

- Use the same material
- Identical geometry, same orientation
- Close proximity
- Interdigitate arrayed resistors
- Use dummy elements
- Place resistors in low stress area
- Place resistors away from power devices
- Use shielding



- Place matched devices close to each other.
- Keep devices in the same orientation.
- Choose a middle value for your root component.
- Interdigitate.
- Surround yourself with dummies.
- Cross-quad your device pairs.
- Match the parasitics on your wiring.
- Keep everything in symmetry.
- Make differential wiring identical.
- Match device widths.
- Go large.



- 1. A: 20um/0.5um NCH3, B: 20um/0.5um NCH3
- 2. A: 5pF MIM\_CAP, B: 5pF MIM\_CAP
- 3. A: 50K RNPOLYU3, B: 50K RNPOLYU3

## Match A and B!



# 集成电路版图设计技术

#### Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn



# Lecture 5: Noise



- Consider the crossing of a clock line with a signal line.
  - ★ The clock swing is 3.3 V
  - \* The crossing area is  $0.5 \,\mu^2$
  - **\*** The signal line is 25  $\mu^2$ , the input capacitance is 0.025 pF
  - \* The metal-metal cap is 20 aF/ $\mu^2$  and the metal-substrate is 4 aF/ $\mu^2$
- Estimate the spur on the signal line














Placing some slippery exits in the way helps eliminate traveling noise.



#### **P-Plus**





























Coaxial cable (coax) comes with built-in shielding all around the signal wire.





Shielding the signal using Metal One.





Surrounded by shielding.





Great place for shielding lots of quiet signals, or lots of noisy signals, from the outside world.by shielding.





N-Well also can be used for shielding the noise from substrate.









Traveling down the capacitor to ground is much easier for a high frequency noise signal than trying to charge onward through the circuitry.





Small capacitances form for free, if you stack your power rails.



- 1. Draw a PNP guard ring with deep N-well.
- 2. Draw a coaxial shielding for a M2 wire.
- 3. Complete the layout design of the OPA shown in

the next page, and protect it with a PNP guard ring.



### Unit: um





# 集成电路版图设计技术

## Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn



# Lecture 6: Floorplan and ESD



- Signal flow
  - Need to consider the routing around the sub block
    - E.g. feedback network
    - Minimise input-output and stage-stage crosstalk, particularly around blocks with high gain or delay
  - What to do across the block (Eg Analog, digital, references)
    - Where do the signals arrive, where does it leave?
    - Don't create a problem for someone else to solve
- Power supplies
  - What is the global strategy and what metal layers will be used?
- Wells
  - Organization, well spacing and overlap is the largest design rule
  - Deep Nwell, not always compatible with sub-blocks,
    - strategy to use deep nwell needs to be decided early on



# Building up a macro-block Example Pipelined ADC

Within one stage of the pipelined ADC, the amplifier, the capacitors and the other circuitry can be arranged in different ways.



Things to consider within the Stage:

- Compactness of Stage Layout
- Critical Signal routing inside the stage
- Effect of Parasitic



# Example (1) 12bit pipeline ADC Floorplan

#### The 'U' Shape



- + Results in simple layout of each stage
- + It can be easier to scale the stages
- The low res stages are close to the front end
- Distribution of the clock can be difficult



# Example (2) 12bit pipeline ADC Floorplan

#### The 'up-down' floorplan



- + Distribution of clock is simple
- + Uniformity between the stages can be maintained
- + High-Res is far away from Low-Res
- Scaling of stages is difficult
- It's difficult to balance the routing between Pos and Neg in a differential system
- In practice managing unwanted parasitic can be difficult



# Example (3) 12bit pipeline ADC Floorplan

### The 'left-right' floorplan



- + Distribution of clock is simple
- + Uniformity between the stages can be maintained
- + High-Res is far away from Low-Res
- + cross stage parasitic are minimized
- Internal routing and layout of each stage can be very difficult
- Scaling of stages for power can require major rework.









- Need to consider
  - Separation of functions (e.g. RX/TX or bands)
  - Alignment to pins/pads
  - Power routing
  - Reference routing
  - Clock routing

- Form factor
- Signal flow
- Proximity effects
- Crosstalk
- Gradient effects
- Stress effects



Walking across the floor, for example, causes the buildup of charge on the human body. Touching a conducting object can result in a transfer of charge or static "shock". If the transfer of this charge is through the thin gate oxide of a MOSFET, it is likely that the gate will be damaged.





### Layout of a padframe using pads with ESD diodes.





### Unit: um





# 集成电路版图设计技术

## Layout Techniques of the Integrated Circuit

聂凯明

天津大学专用集成电路设计中心

nkaiming@tju.edu.cn



Lecture 7: Digital Layout Flowchart of Digital Layout Process







All the layouts of the logic units are optimized for consuming the minimized area, and all of them have the same height.



















### Unit: um

